Abstract-Fast-switching power converters are a key enabling technology for the more electric aircraft (MEA), but the generated electromagnetic interference (EMI) poses significant challenges to the electrification effort. To meet the stringent aerospace EMI standards, passive filters are commonly employed, despite the weight and size constraints imposed by the MEA. Alternatively, the EMI source, i.e., the high dv/dt and di/dt slew rates, can be addressed through waveform-shaping techniques. For example, while most soft-switching converters can reduce switching loss, they do so by switching the semiconductor devices in a slower and smoother manner, resulting in the attenuation of high-frequency harmonics. This paper examines the auxiliary commutated pole inverter (ACPI) topology, and its first contribution is the attenuation of the highfrequency content of its EMI source, that is, the output voltage, in a predictable manner, through the active control of the resonant circuit. This is achieved by first, discussing the time-domain characteristics of trapezoidal and S-shaped pulse-trains that lead to attenuated high-frequency harmonic content, and second, by analyzing the equivalent LC circuit of the ACPI. The design of the inverter is then focused on the active control of the resonant parameters, for a predetermined and enhanced output voltage highfrequency response. The second contribution of this paper is the comparison of the EMI performance of hard switching and of three soft-switching modes, fixed-timing control, variable-timing control, and capacitive turn-OFFs, and how this informs important metrics such as power efficiency, current stress, and implementation complexity. Finally, the third contribution is on the trade-offs that arise when the primary design goal is enhanced EMI performance as opposed to switching loss reduction. A 5-kW, 3-phase ACPI prototype is used for validating the high-frequency content attenuation at source. It is shown that the ACPI can achieve a 37 dB harmonic attenuation of its output voltage at 4 MHz, compared to a hard-switched inverter.
are among the key enabling technologies for the more electric aircraft (MEA) [1] , where electrical systems are increasingly adopted for replacing actuation, fuel handling, and cabin air pressurization systems traditionally powered through hydraulic, pneumatic, and mechanical means. MEA offers significant potential for reducing aircraft energy consumption, and consequently, for decreasing fuel burn and emissions. With on-board electrical power generation capacity reaching 1.5 MVA for new aircraft and future forecasts showing an upward trend with electric propulsion, aggressive power density and efficiency targets are being set for new power electronic equipment to be installed, e.g., 15 kW/kg for power density and 95%+ for efficiency. For these goals to be achieved, the switching speed is pushed higher and higher for reducing the switching loss, thus improving the efficiency and reducing the cooling requirements, e.g., with the use of wide-bandgap power devices [2] . The switching frequency is also being increased for reducing the size of the passive components, such as filtering inductors and capacitors, and for improving the power density.
However, the fast switching action of power devices such as insulated-gate bipolar transistors (IGBTs) and metal-oxidesemiconductor field-effect transistors (MOSFETs) causes highfrequency electromagnetic interference (EMI) [3] . This is a major disadvantage because EMI may disrupt the operation of surrounding electronic equipment [4] , [5] . Furthermore, commonmode EMI from voltage-source converter (VSC) based motor drives can cause motor premature winding failure, ball bearing deterioration, and motor terminal overvoltages [6] [7] [8] . The electrification effort will, thus, be hindered if EMI remains unchecked. This is why the aerospace industry has stringent EMI standards such as the DO-160 [9] that defines the limits of conducted EMI in the range between 150 kHz and 152 MHz. The low-frequency EMI, i.e., from 150 kHz to 1 MHz is normally driven by pulse width modulation (PWM)-associated harmonics and the high-frequency EMI from 1 to 152 MHz is mainly driven by the switching transitions and the associated dv/dt and di/dt rates.
Conducted EMI is usually attenuated with the help of passive filters [3] , [10] . However, filters can add a significant portion to a converter's weight and size. This negates the effort to save weight and space that is pursued by the MEA concept, and increases overall cost as well.
Instead of adding filters, the EMI emissions can be attenuated at source. For low-frequency PWM-driven EMI (150 kHz to 1 MHz), this can be achieved by using specialized modulation schemes such as common-mode voltage cancelling [11] and random/chaotic switching [12] , or even a lower switching frequency. For high-frequency switching transient-driven EMI (1-152 MHz), solutions include the shaping of the converter/power device waveforms such as through active gate driver control of the power devices [13] and the use of softswitching topologies. The active gate driver control method is not pursued in this work since the complexity of such circuits adds significant design effort and the potential benefit of reducing both switching loss and EMI emissions is not possible.
As it is known, soft-switching topologies are commonly used for switching loss reduction by decoupling the transitioning edges of the current and voltage of the semiconductor devices [14] [15] [16] . This decoupling is usually realized with LC circuits that slow and smooth the edges in a resonant manner. When the voltage is manipulated like this, zero-voltage switching (ZVS) is performed. When the current is manipulated like this, zerocurrent switching (ZCS) is realized. Therefore, the switching transition can be effectively profiled with the di/dt and dv/dt rates controlled by the resonant circuit. As such, soft-switching converters are promising in reducing switching loss as well as the high-frequency content of the switching magnitudes. This is the main reason why soft switching is pursued in this paper.
Though there is a multitude of papers discussing topologies, modulation, and control of soft-switching converters, the focus is on reducing the switching loss rather than EMI attenuation. In contrast, works such as [17] [18] [19] [20] [21] [22] do indeed explore the viability of reducing EMI with soft-switching converters, both in simulation and in experiment, with encouraging results. An experimental 50-kW, 3-phase auxiliary commutated pole inverter (ACPI) prototype exhibits a 10 dB drop in conducted emissions in the 3-5 MHz range and a 5 dB drop from 8 to 12 MHz when compared to an equivalent hard-switched inverter [17] . In [21] a 70 W ZCS flyback converter exhibits a 16 dB conducted EMI attenuation in the frequency range of [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] MHz when compared to its hard-switched counterpart. In these papers, it is recognized that some soft-switching topologies showcase an enhanced EMI performance because the di/dt and dv/dt slew rates are influenced directly by the soft-switching process. However, high-frequency harmonic attenuation is treated merely as a by-product of soft switching, or at best, when EMI attenuation is actively pursued, only simulation and experimental results are presented with no insight as to how the resonant process can be actively controlled for this specific task.
In contrast, the first contribution and the focus of this paper is a method of predetermining and attenuating the highfrequency content of an EMI source through the active control of the resonant circuit. The important time-domain characteristics of pulse-trains that lead to less high-frequency content are explored, and inform the design of a soft-switching converter for exhibiting an enhanced frequency response. This is done through analytical expressions for both the high-frequency response and the resonant circuit magnitudes. For this study, the ACPI is chosen, a PWM-compatible soft-switching topology that highly resembles the VSC topology. VSCs are the industry standard in variable-speed motor drives, such as the engine starter motor used for jet engine start-up on MEAs [1] , [23] . Therefore, the ACPI can be easily employed in motor drive applications.
The developed high-frequency attenuation method is based on the active control of the ACPI's resonant circuit for reducing the harmonic content of the output voltage, which is a significant source of EMI in VSCs. At the heart of this resonant circuit lies an equivalent series LC circuit, the study of which forms the basis for the second contribution of this paper, namely, the development and comparison of three ACPI soft-switching control schemes: fixed timing, variable timing, and capacitive turn-OFFs. The high-frequency response of these soft-switching schemes is discussed in depth, as well as how inevitably, the demand for attenuated harmonic content informs their performance regarding current stress, power efficiency, and implementation complexity. For example, while capacitive turn-OFFs can reduce current stress and auxiliary circuit loss by bypassing the auxiliary circuit, they generate linear output voltage edges that can potentially increase the high-frequency harmonics. Therefore, in this paper, for the purpose of generating of an output voltage with only sinusoidal edges, capacitive turn-OFFs are initially ignored. All these trade-offs are also studied for the hard switching mode. Finally, the third contribution of this work is on the trade-offs that arise when the ACPI is designed primarily for enhanced EMI performance, as opposed to when it is designed primarily for switching loss reduction.
This paper is structured as follows: Section II describes the operation of the ACPI. Section III presents the frequency response of trapezoidal and S-shaped pulse-trains, as the basis for an ACPI output voltage with attenuated high-frequency content. Section IV analyzes the equivalent LC circuit, and explains how its resonant parameters, specifically the "boost" currents, can actively control the duration and smoothness of the output voltage edges. Section V discusses and compares the fixed-and variable-timing control schemes with regards to implementation complexity, current stress, power loss, and crucially, output voltage edge shaping. Section VI details the ACPI design procedure for attaining an output voltage with attenuated high-frequency content. Section VII presents the experimental results of the high-frequency attenuation, power efficiency, switching transients, and other special issues regarding the operation of the ACPI. Finally, Section VIII concludes the paper.
II. AUXILIARY COMMUTATED POLE INVERTER

A. Auxiliary Resonant Pole Inverters
This work primarily addresses high-frequency content attenuation at source for the VSC as an ac/dc rectifier or a dc/ac inverter for motor drives in electromagnetically sensitive environment such as the MEA, where it is imperative that the dv/dt of the output voltage is reduced [24] . The 6-switch, 2-level, 3-phase VSC is the standard configuration for ac/dc or dc/ac power conversion. Thus, application-wise, the considered softswitching topologies should be similar to the standard VSC. Given the focus is on the output voltage dv/dt and profile, only ZVS inverters are considered.
The topologies with the highest degree of PWM compatibility, independent phase-leg control, and efficiency that most resemble the VSC are the auxiliary resonant pole inverter (ARPI) family of ZVS inverters [25] . The most popular ARPIs are the coupled-inductor ZVS inverters [26] [27] [28] [29] and the ACPI [30] , [31] . The coupled-inductor inverters are intended for adaptable control to any load level, and they exhibit the least amount of auxiliary circuit loss of all the ARPIs. However, they have a complicated design and high component counts. The ACPI, on the other hand, might exhibit more auxiliary loss, but it has a lower component count, and its operation is simpler and more flexible. For this last reason, the ACPI is chosen as the subject of this study. Fig. 1 shows an ACPI phase-leg, where a VSC phase-leg of main devices S 1 /D 1 and S 4 /D 4 is supplemented with an auxiliary branch between the dc midpoint O and the output node A. This branch consists of auxiliary devices S a1 /D a1 and S a4 /D a4 , in series with a resonant inductor L r . C r 1 and C r 4 are snubber capacitors that are equal in value. Three such phase-legs comprise the 3-phase ACPI, with all the auxiliary branches sharing O. The clamping diodes, though not part of the topology, are essential for protecting the auxiliary devices against overvoltages. Fig. 2 shows the waveforms of the inductor current i Lr , the phase-leg output voltage v pole , and the switching currents i S 1 and i S 4 of the main devices, during a switch turn-ON transition (D 4 to S 1 ) in Fig. 2(a) , a switch turn-OFF transition (S 1 to D 4 ) in Fig. 2(b) , and a capacitive turn-OFF transition (S 1 to D 4 ) in Fig. 2(c) . The phase current I phase is considered positive and constant during a transition. The subcircuits during each v pole transition are also shown.
B. Operation of the ACPI
The turn-ON transition of Fig. 2 (a) starts with S a1 turning ON first. During the t ramp on interval, i Lr ramps up and L r accumulates energy. As i Lr surpasses I phase , i S 4 reverses through S 4 . Then, i Lr reaches I trip and i S 4 reaches I boost . At this point, L r starts resonating with C r 1 and C r 4 . During the resonant interval t res on , v pole sinusoidally swings from the negative to the positive rail until it is clamped by D 1 . Then, i Lr starts ramping down, and the incoming S 1 is gated ON. As soon as i Lr drops below I phase , S 1 starts conducting. It is seen that a resonant turn-ON transition always involves a swap between the antiparallel diode and its switch, as attested by the direction reversal of i S 4 and i S 1 . The swap from D 4 to S 4 allows for the controlled triggering of resonance, and a grace period is created as D 1 conducts during which S 1 is turned ON under ZVS.
The turn-OFF transition of Fig. 2 (b) starts with S a4 turning ON first, and i Lr ramping down in the negative direction, during the t ramp off interval. Meanwhile, the outgoing switch S 1 conducts the sum of i Lr + I phase . When i Lr reaches the value of I boca , and i S 1 the value of I off , S 1 is turned OFF and resonance commences. During the resonant interval t res off , v pole swings down to the negative rail, and the edge is shaped in a sinusoidal fashion. Then, the incoming D 4 clamps v pole , S 4 is gated ON, and i Lr starts ramping up to zero. Steady state is then established with D 4 conducting I phase .
The resonant process performs ZVS turn-ON and turn-OFF of the main devices, and ZCS turn-ON and natural turn-OFF of the auxiliary ones. The voltage and the current are decoupled, with resonance slowing down v pole and shaping it in a smooth, sinusoidal manner. Hence, the ACPI can reduce switching loss while profiling the dv/dt of v pole . However, with hard switching, no auxiliary circuit power loss exists [25] , [31] . Also, soft switching increases the current stress on the main devices, especially during the turn-OFF transition because of the inductor current components I boost and I off that are imposed on i S 1 and i S 4 . Hard switching though cannot perform waveform shaping and smoothing like soft switching can.
The main device current stress caused by the resonant turn-OFF transition can be avoided when a capacitive turn-OFF takes place as seen in Fig. 2(c) . Simply, I phase alone discharges C r 4 and charges C r 1 , and v pole transitions in a linear rather than a resonant manner, similar to a lossless turn-OFF snubber [14] , [32] . The auxiliary circuit is not utilized, which avoids the auxiliary loss and the extra current stress on the main devices. However, a capacitive turn-OFF is possible only at sufficiently high I phase levels. Otherwise, it will last too long, causing problems such as a current spike in the incoming device [33] , [34] , and the drop of pulses if the PWM time constraints are violated.
In summary, the ACPI performs three kinds of transition: resonant switch turn-ONs that occur during the entire fundamental cycle T 1 , resonant switch turn-OFFs, and capacitive switch turnOFFs. Resonant turn-OFF transitions can be utilized during the entirety of T 1 , or at high I phase levels, they can be replaced with capacitive ones. The way that each kind of transition occurs influences the v pole high-frequency as well as the overall power loss and current stress of the ACPI.
III. FREQUENCY RESPONSE OF PULSE-TRAINS
The frequency response of pulse-trains commonly found in power converters is reviewed in this section as it is the foundational theory for designing the ACPI for high-frequency attenuation purposes. Here, the frequency response of the trapezoidal, the S-shaped, and the sinusoidal pulse-train is briefly discussed. It is assumed that a hard-switched converter has trapezoidal output voltage pulses and that a soft-switching converter has S-shaped or sinusoidal voltage pulses. Fig. 3 shows symmetrical trapezoidal and S-shaped pulses of a fixed pulse-width that are successively differentiated until an impulse train appears [3] , [35] , [36] . This graphical representation serves the intuitive interpretation of their high-frequency content: the higher the derivative where the impulse train appears, the lesser the high-frequency harmonic content, and the larger the amplitude of the impulses, the higher the content [36] . Also featured are the parameters of the pulse-width τ , the rise/fall time t r , and the first-derivative rise time t r (dv /dt) of the corners of the S-shaped pulse.
The derivative order where the impulse train appears corresponds to the number of corner frequencies on each symmetrical pulse-train's spectral envelope. This way, the trapezoidal spectral envelope has two corner frequencies as in (1) and (2): f c1 between the envelope slopes of 0 to -20 dB/dec, and f c2 between -20 and -40 dB/dec. The S-shaped envelope has three corner frequencies: while f c1 is the same, the t r (dv /dt) parameter defines f c2 and a third frequency f c3 as in (3) and (4) . The smooth corners of the S-shaped edges and the introduction of f c3 mark a slope change from -40 to -60 dB/dec. Hence, the pulse-width τ primarily influences the lower end of the spectrum, and t r and t r (dv /dt) the higher end [3] , [35] , [36] f c1 = 1/πτ (1)
As described in Section II, if only resonant transitions are realized, the output voltage of the ACPI will consist of pulses with sinusoidal edges. If these pulses are assumed as symmetrical and of a fixed pulse-width, the v pole pulse-train will only have two corner frequencies: f c1 of (1) and f c2 that marks a direct slope change from -20 to -60 dB/dec [37] . However, the successive time-derivative method cannot be applied to sinusoidal edges as they can be infinitely differentiated, yet they can be approximated as S-shaped, with a small error of about 4 dB, by defining that t r = 2 · t r (dv /dt) [36] . The result is an S-shaped pulse-train, where f c2 = f c3 . This special S-shaped pulse maintains the sinusoidal property of the direct slope change to -60 dB/dec. Fig. 4 shows a simulation of trapezoidal, S-shaped, and "sinusoidal" spectra of duty cycle d = 0.5, switching frequency f s = 20 kHz, and symmetrical edges. It is clearly seen that the -60 dB/dec slope in the S-shaped and sinusoidal spectra results in less high-frequency harmonic content than the trapezoidal spectrum.
In Fig. 4 , d is fixed although the v pole pulse-train of the ACPI is modulated with sinusoidal PWM (SPWM), where d varies during T 1 and is dictated by the amplitude modulation index m A [38] . While in this case it is difficult to estimate the harmonic content, it will always be less than the pulse-train of a fixed d = 0.5, i.e., of m A = 0 [39] . As such, the envelope under m A = 0 is always the worst case for the envelope under m A = 0, in the entire frequency range. If the pulses have identical edges between pulse-trains, the corner frequencies described in (2)- (4) will not be affected.
This analysis highlights that the edges of an Sshaped/sinusoidal pulse can be manipulated in a flexible way, through their duration (t r ) and shape (t r (dv /dt) ), that is, their smooth corners. For the reasons discussed above, the frequency response of the sinusoidal v pole pulses of the ACPI is treated as S-shaped. Based on this analysis, the ACPI resonance can be manipulated in a way that shapes the edges of the output voltage for an improved and more predetermined high-frequency attenuation.
IV. EQUIVALENT SERIES LC CIRCUIT
In order to shape the edges of the v pole pulses for an optimum frequency response, the ACPI resonant process has to be studied. Capacitive turn-OFFs are not considered in this section since it is desirable that the v pole edges be sinusoidal only.
A. Free Oscillation of the Equivalent Circuit and the Quasi-Resonant Action of the ACPI
Any resonant transition starts with a set of initial conditions that are dictated by its type (turn-ON or turn-OFF), and by the level and polarity of I phase . This process is represented as an equivalent series LC circuit, whose solution is the inductor current i Lr and the output voltage v pole . Fig. 5 (a) and (b) illustrates the LC circuits and their initial conditions for the turn-ON and turn-OFF transitions when I phase is positive. These circuits are derived directly from the circuits in Fig. 2 . It is seen that resonance is driven by half the dc-link voltage V dc /2 while I phase acts as a parallel dc load. The 2C r capacitor between the output node A and the negative rail represents the two snubber capacitors.
The step response of the LC circuits results in i Lr and v pole oscillating sinusoidally with a resonant period T 0 , between a peak and a valley. The resonant energy available in the circuit depends on the level of V dc , the properties of I phase , and the initial conditions. If the energy increases by raising the i Lr (0) initial condition, for example, the sinusoids will oscillate to more extreme peaks and valleys but with the same angular frequency ω 0 . This is presented in Fig. 5 (c), where two v pole waveforms oscillate freely in response to the energy present in the circuit. Waveform 1 oscillates to more extreme values than waveform 2, due to more energy in the circuit while ω 0 is maintained.
It is important to note, however, that the ACPI is a quasiresonant topology. Resonance only happens when a main switch turns ON or OFF. This contrasts with how other resonant dc-link inverters operate, where the ZVS transitions are realized by a continuously-resonating dc-link voltage. The basic resonant dclink inverter [15] , [40] and its derivatives [41] operate in this manner. In the case of the ACPI, however, only part of the free oscillation is experienced in the resonant circuit as v pole swings between the two dc rail values of (ideally) 0 and V dc , during the resonant interval t res . The two dc rail values are not necessarily at the extremes of the free oscillation, however. As seen in Fig. 5 (c), the two v pole waveforms oscillate between 0 and V dc , only during the t res intervals. Waveform 1 has a larger amplitude, meaning that its free oscillation reaches more extreme peaks and valleys than waveform 2. Hence, the t res interval of waveform 1 is shorter, and the dv/dt gradient is larger. The reason for this behavior is that the amount of energy present in the resonant circuit for waveform 1 is larger than for waveform 2. Consequently, the energy in the resonant circuit dictates the duration (t res ) and the shape of the v pole edge between the dc rail values, impacting the high-frequency response.
B. Boost and Trip Currents
The main difference between the turn-ON and the turn-OFF transitions is the role of I phase . During the turn-ON transition of (0) is kept constant, more energy is put into the circuit as I phase increases. Under these conditions, the v pole edge swings faster between the dc rails and becomes steeper during the turn-OFF transitions. The opposite trend applies for turn-ONs.
A distinction concerning the initial conditions of the currents is necessary at this point. I boost and I off , the currents denoted as the initial conditions i Cr (0) of the capacitor current in Fig. 5 (a) and (b), are the values reached by the outgoing switch current right before resonance starts as seen in Fig. 2 (a) and (b). I boost and I off are termed here as the boost currents and are controlled by the ramp time intervals t ramp . The i Lr (0) conditions of a given turn-ON or turn-OFF transition are also controlled by t ramp . In Fig. 2 (a) and (b), i Lr ramps up to the values of I trip and I boca , which are termed here as the trip currents. Finally, the relationship between the boost and the trip currents involves I phase as seen in Fig. 5 .
The trip currents must be large enough to overcome the power loss incurred by the parasitic resistance of the auxiliary circuit [30] , [42] . The voltage that drives the ACPI resonance is always V dc /2, and it does not provide enough energy to the resonant circuit for overcoming that power loss. Thus, additional inductor current is required for compensating the loss and allowing v pole to swing fully to the opposite rail and achieve ZVS. Conversely, the coupled inductor inverters [26] [27] [28] [29] raise the driving voltage to more than V dc /2, allowing i Lr to reach lower trip values. Customarily, I trip = I phase is set for turn-ONs, meaning that I boost = 0. This reduces the auxiliary circuit loss. However, these inverters suffer from high component counts and design complexity. While the boost currents in the ACPI increase the auxiliary circuit loss and the main device current stress, they allow flexibility in controlling resonance and the duration of the resonant intervals t res . This is crucial since the t res intervals are the actual rise and fall times of v pole . As such, this work investigates the ACPI for high-frequency content attenuation. Also, interesting trade-offs arise between the power efficiency and the output voltage high-frequency attenuation, due to the existence of the boost currents and the way they are controlled.
C. Analytical Expressions of the Equivalent Circuits
The equivalent circuits are described by ordinary differential equations that yield sinusoidal i Lr and v pole expressions as in (5) and (6) for turn-ONs, and (7) and (8) for turn-OFFs. A positive I phase and no auxiliary circuit loss are assumed. Also during resonance, i Lr is bounded by its trip values I trip and I boca , and v pole swings between 0 and V dc , such as in Fig. 2 i Lr = I phase + I boost cos (ω 0 t)
Z 0 and ω 0 are the resonant impedance and the resonant frequency, respectively, and depend on the values of the resonant components L r and C r as in (9) and (10) . Z 0 and ω 0 are valid for both equivalent LC circuits
Solving (5) for i Lr = I trip and (7) for i Lr = |I boca | yields the expression for t res on in (11) and for t res off in (12)
It is notable that the boost currents I boost and I off appear in (5)- (8), (11) , and (12). Hence, for given circuit conditions V dc and I phase , and for given L r and C r values, the boost currents affect the resonant magnitudes and the resonant intervals. By properly controlling the boost currents, v pole can be profiled with slow and smooth edges for reduced high-frequency content, in a predetermined way, and in line with the theory of Section III.
V. FIXED-TIMING AND VARIABLE-TIMING CONTROL
The thorough analysis of the equivalent LC circuit serves for deriving the ACPI control schemes. The two classic ACPI schemes are fixed-timing and variable-timing control [33] . In [43] and [44] , these terms refer to the inductor current ramp interval t ramp . If these intervals are fixed throughout the fundamental cycle T 1 , fixed-timing control is realized. If they vary, variable-timing control is realized. This terminology has also been applied to the conduction period t aux sw of the auxiliary devices [33] . Regardless of the parameter they refer to, these schemes differ in ease of implementation, current stress, power loss, and most importantly, in high-frequency harmonic attenuation.
Fixed timing is simple to implement. The t ramp intervals described by (13) and (14) are fixed and are manually set into the control algorithm. This means that for given L r and V dc values, the trip currents I trip and I boca are fixed throughout
Moreover, the control algorithm uses the I phase polarity information for selecting the appropriate auxiliary switch that for a given resonant transition: S a1 helps with turn-ONs and S a4 with turn-OFFs when I phase is positive. When I phase is negative, the auxiliary switches swap roles. However, this scheme can be greatly simplified if the t ramp intervals are set equal, i.e., t ramp on = t ramp off . As such, I trip = I boca and the control algorithm sees no distinction between a turn-ON and a turn-OFF transition. This simplification results in no current and voltage sensing for the purpose of resonance.
The simple fixed-timing scheme comes at the expense of increased current stress and power loss [33] . First, the i Lr pulse currents are unnecessarily high as seen in Fig. 6(a) . This means that throughout T 1 , the current stress in the auxiliary devices is severe due to the large i Lr peaks. Second, the rms value I Lr rms of i Lr is large, causing high auxiliary circuit loss. Third, the main device current stress increases, especially during the resonant turn-OFFs when I phase is near its peak value I phase pk . According to I off = I boca + I phase , I off becomes excessively large when I phase pk is reached as I boca is fixed throughout T 1 . Hence, the peaks of the main switching currents i S 1 and i S 4 in Fig. 2(b) become very large at I phase pk . Finally, due to both the I boost and I off contributions in i S 1 and i S 4 , the conduction losses of the main devices are increased. Variable-timing control reduces current stress and power loss by varying the t ramp intervals [33] , which builds the trip currents and the overall i Lr pulses according to the I phase level. As seen in Fig. 6(b) , the turn-ON pulses are initially small, and then turn larger as more i Lr contribution is required at higher I phase levels. The reverse trend holds for the turn-OFF pulses since, as explained in Section IV, less i Lr contribution is required as I phase increases. Thus, I Lr rms and the peaks in the main device currents are reduced. However, this optimized scheme is more complex because the V dc value and the I phase level and polarity information are required for the online calculation of the t ramp intervals of (13) and (14) .
Most importantly, the fixed-and variable-timing schemes have a profound influence on how resonance transpires, which affects the high-frequency signature of v pole . As (13) and (14) indicate, under fixed timing, the boost currents I boost and I off vary throughout T 1 since the trip currents I trip and I boca are fixed. In turn, the resonant intervals t res on and t res off vary during T 1 , according to (11) and (12) . As explained in Section IV, when the trip currents are fixed, the resonant energy increases for turn-OFFs and decreases for turn-ONs as I phase increases. This erratic provision of energy means that from one switching cycle to the next, each v pole pulse will be dissimilar to its adjacent ones in terms of edge duration and shape. As a result, the frequency response will not be as predictable as the spectra of Fig. 4 .
In contrast, under variable-timing control, the varying t ramp intervals of (13) and (14) mean that they can be controlled in a way that I boost and I off become fixed during T 1 . In turn, the resonant intervals will become fixed throughout T 1 as dictated by (11) and (12) . This means that the energy put into resonance is more consistent as I phase varies. The v pole edges will then be shaped in a consistent manner from one switching cycle to the next, and the frequency response can become more predictable. This is preferable for high-frequency harmonic attenuation. The v pole pulses generated by each scheme are shown in Fig. 7 . In Fig. 7(a) , it is seen that fixed timing produces edges that change from one switching cycle to the next whereas in Fig. 7(b) , the edges are consistent in duration and shape under variable timing.
In addition, the variable-timing control algorithm can be set up in such a way that the boost currents are both fixed and equal during the fundamental cycle, i.e., I boost = I off . Then, as dictated by (11) and (12) , the resonant intervals will also be equal, i.e., t res on = t res off . The consequence of this condition is the generation of v pole pulses with the same rising and falling edges. In other words, the pulses can become symmetrical and the high-frequency response of the output voltage will be similar to the one of a sinusoidal-edge pulse-train as simulated in Fig. 4 .
Conclusively, proper boost current control is essential to the active control of the ACPI resonant magnitudes [45] , [46] , with the overall loss and current stress depending on the properties of the inductor current i Lr , and the high-frequency attenuation capability depending on the edge properties of the output voltage v pole . The two ACPI control schemes that were introduced in this section influence the way the boost currents inject energy into the resonant circuit during each switching cycle, and therefore have a direct effect on the resonant magnitudes.
VI. DESIGNING THE ACPI FOR HIGH-FREQUENCY CONTENT ATTENUATION
In this section, the design procedure for the experimental 3-phase ACPI prototype is presented. The timing constraints imposed by the soft-switching action are defined, and the boost current condition for symmetrical v pole pulses is introduced, along with its advantages and disadvantages. Finally, capacitive switch turn-OFFs are also considered.
A. Timing Constraints
Successful soft switching depends on two factors. First, v pole must swing fully to the opposite rail. This achieves ZVS and v pole edges that are completely shaped by resonance. If this does not happen, then an abrupt jump of high dv/dt will be experienced across the large snubber capacitors and current spikes that are harmful to the main devices might appear.
Second, i Lr must diminish to zero after a transition has ended and steady state is reached. If the auxiliary switch is turned OFF before i Lr becomes zero, the slew rate di Lr /dt of the inductor current will sharply increase, causing an overvoltage in the auxiliary branch. The clamping diodes in Fig. 1 will protect the auxiliary devices against this overvoltage, but the control should avoid this scenario as the voltage spikes and the sharp di Lr /dt can be secondary sources of EMI. To avoid this possibility, the conduction period of the auxiliary devices t aux sw is the first parameter to be set, and it is common to both the fixed-timing and the variable-timing schemes. The i Lr pulse-width, denoted as t aux , must be fully accommodated by t aux sw during any transition of T 1 . As such, the t aux sw interval can be forced to vary along with t aux , but that would involve sensing the actual i Lr pulses, which is a costly and difficult thing to do.
Instead, a fixed t aux sw is selected, a value that lies in the range of t aux max < t aux sw < d min · T s . The lower limit t aux max is the pulse-width of the tallest and widest i Lr pulse that appears during T 1 . This specific pulse is built during the turn-ON transitions at the phase current peaks ±I phase pk , and its width is defined as t aux max = 2t ramp + t res on max under fixed-timing control and as t aux max = 2t ramp on max + t res under variabletiming control. The upper boundary d min · T s is the minimum pulse-width of the SPWM signal, with d min the minimum duty cycle and T s the switching period, and setting it as the upper boundary ensures that the auxiliary switch is gated OFF before the next transition begins. This boundary T s shrinks if the switching frequency f s and/or the modulation index m A are increased. The modulation-imposed constraints on soft switching are more stringent since the transition times usually last an order of magnitude longer than with hard switching.
B. Boost Current Condition
As discussed in Sections IV and V, the boost currents dictate the amount of energy provided to the resonant circuit per switching cycle. This in turn affects i Lr and v pole as well as t res on and t res off , according to (5)- (8), (11) , and (12) .
The main focus of the design procedure is the attenuation of the high-frequency content of v pole . Essentially, its frequency response should be optimized compared to an equivalent hardswitched inverter, by exhibiting a corner frequency f c2 early in the spectrum and a -60 dB/dec roll-off at high frequencies as discussed in Section III. Hence, the resonant intervals are demanded to be at least 5 or 10 times longer than hard switching.
Theoretically, an optimized v pole frequency response can be achieved more easily if it is demanded that t res on = t res off as this will ideally generate a train of symmetrical pulses, and a frequency response that is as predictable as possible. This way, only one t res value will have to be selected. This can only happen with variable-timing control, which is why it is the first control scheme to be designed. Symmetry in the v pole pulses can theoretically be achieved by demanding that
This boost current condition given in (15) means that during the longest turn-ON transition at I phase pk , the maximum trip current will be I trip max = I phase pk + I boost = 2I phase pk . A maximum value for the ramp interval t ramp is then selected that complies with (15) while respecting the t aux max < t aux sw condition. Hence, (13) becomes
With t res selected beforehand, the snubber capacitor C r can be designed with the combination of (11), (9) , and (10) . Now that the variable-timing scheme is designed, a fixedtiming scheme follows by demanding that the resulting t res on max interval, the longest that will appear, is equal to t res of the variable-timing scheme while L r and C r are kept the same. Additionally, no current or voltage sensing is required when the trip currents are set equal, that is, I trip = I boca . A SABER simulation of the simplified fixed-timing scheme provides a worst-case scenario for the current stress that will be experienced in the inverter. The maximum I off value defines the repetitive pulsed collector current of the main devices, and the I Lr rms value defines the auxiliary device continuous current. Finally, the peak of the tallest i Lr pulse current defines the pulsed collector current rating of the auxiliary devices.
At this point, the significance of the boost current condition of (15) needs to be discussed. This discussion only applies to variable-timing control since it is the only scheme that can result in fixed boost currents. The boost current condition ideally guarantees symmetry in the v pole pulses and an optimized high-frequency response, but comes at the cost of increased current stress and power loss. First, the i Lr pulses during turn-ONs will be too high since I trip = I boost + I phase will increase from I phase pk when I phase = 0 to 2 · I phase pk when I phase = I phase pk . Conventionally, I boost must be just large enough to overcome the impact that the parasitic resistance of the auxiliary circuit has on resonance [43] . In other words, I boost provides extra energy to the resonant circuit, so that v pole can swing fully to the opposite dc rail. If the boost current condition is not applied, I boost can be reduced to a value that is small enough for successful ZVS, and at the same time for decreased current stress and power loss in the inverter.
The turn-ON transition at I phase pk results in the tallest and widest i Lr pulse during T 1 . Its amplitude is described in
The I Lr pk max peak current is an indicator for the current stress and the power loss experienced in the auxiliary circuit. A larger value of L r will increase the resonant impedance Z 0 and will reduce I Lr pk max , but it will lead to a larger and bulkier resonant inductor [32] . Also, it is not ensured that I Lr rms will decrease since for a larger L r , the t ramp intervals will increase according to (13) and (14) , and the i Lr pulses will widen. Alternatively, I boost can be reduced though an investigation of (17) shows that I Lr pk max would not decrease dramatically if I boost became smaller than I phase pk , not even if I boost were zero. Hence, undoing the boost current condition just for reducing the value of I boost would present slight gains in current stress and power loss reduction.
The greatest disadvantage of the boost current condition is not that I boost becomes too large, but the demand that every turn-OFF transition must be resonant. This is desirable if every single v pole pulse is to be sinusoidal and symmetrical in a controllable way. However, the I off boost current cannot be smaller than I phase pk if every turn-OFF is to be resonant. For example, the turn-OFF transition at I phase pk can only be resonant if I off is at least equal to I phase pk , meaning that I boca is 0 (since I off = I phase + |I boca |). If, however I off < I phase pk , then |I boca | < 0, which is impossible. This way the turn-OFF transitions around I phase pk will not be resonant. Consequently, the only way to examine any drastic trade-offs between power loss/current stress and high-frequency attenuation is to employ capacitive turnOFFs that do not require the participation of the auxiliary circuit. As a final note, setting I boost = I off > I phase pk will not bring about any benefits to either the power loss/current stress or the high-frequency attenuation.
An ACPI design that focuses primarily on achieving a predictable and attenuated high-frequency response for its output voltage will result in increased power loss and current stress as opposed to a design that focuses on decreasing switching loss. Teichmann and Gueldner [42] and [47] discuss how the boost currents can be selected not only for minimized power loss, but also for other important issues such as dc-link utilization, output voltage quality, and midpoint balancing. Fig. 2(c) shows a capacitive switch turn-OFF, during which v pole transitions in a linear fashion rather than a sinusoidal one since only the snubber capacitors are involved. While the turn-ON transitions are always resonant, resonant turn-off transitions can be swapped for capacitive ones, but only when I phase is sufficiently high. Therefore, a threshold I th is introduced for I phase . Above I th , the auxiliary circuit is disabled during turnOFFs and only the snubber capacitors are used. The control complexity increases this way [42] , but current stress and power loss are alleviated as several i Lr pulses are dropped. However, the generation of linear v pole edges is not controllable by the algorithm, but depends on the I phase level and the value C r of the snubber capacitors. As I phase increases, the duration of the linear edges t cap off decreases as
C. Capacitive Turn-Offs
I th should not be set too low, or else t cap off will become too long. Here, C r was designed for the original variable-timing scheme and it cannot be altered. As such, I th is constrained by the modulation scheme. The transition at I phase = I th will occur at a specific point in the fundamental cycle. Therefore, the pulsewidth of the SPWM signal at that point in T 1 must be considered. During the transitions around I th , the longest capacitive turn-OFF transition of duration t cap off max will be followed by a resonant turn-ON transition of duration t res . The pulse-width of the SPWM signal must be large enough to accommodate both transitions. Otherwise, if t cap off max is too long, the v pole pulse will be deformed or even dropped.
D. Selection of the Design Parameters
In this section, the design procedure for the experimental 3-phase ACPI prototype is presented. First, a common SPWM modulation scheme is chosen for both the soft-switching and the hard-switching inverters with a fundamental frequency of f 1 = 400 Hz, a switching frequency of f s = 20 kHz, and a modulation index of m A = 0.83. The 3-phase load is in a star connection, with R phase = 10 Ω and L phase = 2 mH. The above-mentioned circuit conditions lead to a peak phase current of I phase pk = 18 A when the dc-link voltage is V dc = 500 V.
Since the v pole frequency response is to be optimized with respect to hard switching, a long enough t res is demanded, during which the v pole edges are shaped. Additionally, a symmetrical v pole pulse-train is desired under variable timing. Under these considerations, the resonant intervals are demanded to be t res on = t res off = 1.2 μs. At the same time, the boost current condition of (15) is applied for a symmetrical v pole pulse-train. Thus, I boost = I off = I phase pk = 18 A is set.
The SPWM scheme imposes a constraint of a minimum pulsewidth of d min · T s = 4.2 μs. The resultant pulse-width of the widest and tallest i Lr current pulse is demanded to be quite smaller at t aux max = 2 μs. With t res = 1.2 μs, the maximum ramp interval that will appear under the variable-timing scheme is t ramp on max = 400 ns since t aux max = 2 · t ramp on max + t res . The t aux max pulse-width can now be accommodated by a fixed auxiliary switch conduction period of t aux sw = 2.2 μs.
Next, the values of the resonant components are estimated. Since t ramp on max = 400 ns and the boost current condition is set as shown above, (16) results in L r = 2.7 μH. Then, since t res = 1.2 μs and I boost = 18 A, (11) leads to C r = 47 nF. Fixed-timing control is then designed while maintaining L r and C r , and demanding that the maximum resonant interval that will appear during T 1 is t res on max = 1.2 μs. Moreover, the fixed-timing scheme is simplified by setting the trip currents to a fixed value of I trip = I boca = 36 A, which can be achieved with a fixed t ramp = 400 ns. Simulating this scheme in SABER predicts that the rms value of i Lr is I Lr rms = 15 A, and that during the turn-ON transition at I phase pk , the largest i Lr peak is I Lr pk max = 68 A. Furthermore, during the turn-OFF transition at I phase pk , the largest boost current for turn-OFFs is I off max = 54 A. These parameters are useful for selecting the device current ratings.
Finally, a phase current threshold of I th = 12 A is introduced to the variable-timing scheme, above which the auxiliary circuit is disabled and the turn-OFF transitions are realized only by I phase and the snubber capacitors. With I th = 12 A, the longest capacitive turn-OFF that will appear during T 1 is t cap off max = 3.9 μs, according to (18) .
In summary, a fixed t res value is selected for generating a symmetrical output voltage pulse-train under variable-timing control, and the boost current condition is set. Then, a global fixed auxiliary switch conduction period t aux sw is set. Next, the L r and C r are calculated. A fixed-timing scheme is then designed for sizing the main and auxiliary devices. Finally, capacitive turn-OFFs are introduced for examining any trade-offs that may arise between the decreased power loss/current stress and the high-frequency content attenuation.
VII. EXPERIMENTAL RESULTS
A 3-phase 5-kW ACPI prototype was built for validating the proposed method of high-frequency harmonic attenuation. Fig. 8 shows a single-phase ACPI module. Three of them connected to a common dc link form the 3-phase ACPI. Two 1200 V/40 A IKW40N120T2 IGBT copacks from Infineon constitute the main devices (S 1 and S 4 ), and two 600 V/ 35 A NGTB35N60FL2WG IGBT copacks from ON Semiconductor the auxiliary ones (S a1 and S a4 ). The resonant components can be easily disconnected for hard-switching tests.
A Xilinx XC3S400 FPGA executes the PWM algorithm. Under hard switching, it is input with a t dead = 1.2 μs dead-time and with a t aux sw = 2.2 μs under soft switching. Variable timing relies on the online calculation of (13) and (14) by a TI F28335 DSP, which is based on the manually input boost current condition of I boost = I off = 18 A and the V dc and I phase levels. These are sensed by AD7667 analog-to-digital converters. The I phase polarity selects the appropriate auxiliary switch. In addition, capacitive turn-OFFs are realized by introducing a threshold of I th = 12 A to the variable-timing scheme. Fixed timing requires only the input of t ramp = 400 ns that leads to the condition of I trip = I boca = 36 A.
A modified gate driver based on a Schmitt trigger can sense the zero-crossing of the voltage across the main devices [48] , for turning ON the incoming switch at the end of t res , making for load-adaptive control. This, however, will add more complexity. Instead, a fixed 1.2 μs delay is introduced to the PWM algorithm that starts as soon as the outgoing switch is gated OFF. After the delay, the incoming switch is gated ON. Experimental trial and error is required for tuning this delay.
Three-phase experiments are presented with a dc-link voltage of V dc = 450 V, under hard switching, fixed timing, variable timing, and variable timing with capacitive turn-OFFS. Only phase A results are presented, due to the 3-phase symmetry. Fig. 9 shows the phase A current i A , the output voltage v pole , and the inductor current of phase A i LrA , for two fundamental cycles under fixed timing in Fig. 9(a) , variable timing in Fig. 9(b) , and variable timing with capacitive turn-OFFs in Fig.  9(c) . In Fig. 9(a) , i LrA does not vary much with i A as the current pulses are unnecessarily high whereas in Fig. 9(b) the variation of i LrA with i A is stronger as the pulse amplitudes get smaller in certain intervals. This way, the rms value is I LrA rms = 11.2 A under fixed timing and I LrA rms = 9.5 A under variable timing. In Fig. 9(c) , the i LrA turn-OFF pulses (negative pulses for i A > 0, positive pulses for i A < 0) above the I th level are dropped. This way, I LrA rms is even smaller at 8.9 A. Overall, variable-timing control can decrease current stress and the auxiliary circuit loss since the i LrA pulses are built according to the phase current level. Capacitive turn-OFFs further reduce current stress and power loss. Fig. 10 shows the ZVS transitions of the main switch S 1 at peak phase current I A pk . Current i S 1 and voltage v S 1 are shown during the turn-ON and turn-OFF transitions under hard switching in Fig. 10(a) and (b) and under variable timing in Fig. 10(c) and (d) . The capacitive turn-OFF transition is shown in Fig. 10(e) . During the transition of Fig. 10(a) , the reverse recovery current of the main diode D 4 causes i S 1 to peak to double the i A level. Also, the tail of i S 1 in Fig. 10(b) worsens the hard-switching turn-OFF loss. In contrast, soft switching decouples the edges and minimizes switching loss as shown in Fig. 10(c) -(e). Variable timing fully decouples the edges in Fig. 10(c) . There is a large overshoot in i S 1 though, due to the ringing caused by the parasitic inductance of the switching loop. In Fig. 10(d) , i S 1 peaks to 29.4 A due to the I off component. Also, the edges in Fig. 10(d) are not decoupled fully due to the tail current bump of 6.6 A that i S 1 exhibits. This peculiar bump occurs in IGBTs only when they turn OFF under ZVS [49] . Generally, more turn-OFF loss is incurred in the ACPI than turn-ON loss [33] unless capacitive turn-OFFs are used as in Fig. 10(e) , in which case the ACPI operates as an almost lossless turn-OFF snubber. Overall, soft-switching decouples the transitioning edges and achieves ZVS, especially under resonant turnONs and capacitive turn-OFFs whereas hard switching does not, with the penalty of increased switching loss.
A. Fundamental Cycle and ZVS
B. Resonant Transitions and Output Voltage Edge Generation
Of major importance in this work is how the four switching modes generate the output voltage edges. This comparison is shown in Fig. 11 , where S 1 is shown to first turn OFF and then to turn ON at I A pk . The hard-switched edges in Fig. 11(a) transition quickly and linearly in a matter of 200 ns. In contrast, the softswitched edges in Fig. 11(b)-(d) are slower and smoother, with their duration spanning a range of 800 ns to 3 μs. However, the resonant soft-switched edges are not shaped in an ideal sinusoidal manner, nor are their corners completely smooth. In Fig. 11(b) , fixed timing generates edges that are unequal in duration by 400 ns. As discussed in Sections IV and V, since the trip currents are fixed under fixed-timing control, the resonant energy is provided in an erratic way and not according to the phase current level. As a result, the two i LrA pulses are close in amplitude, even if the turn-OFF pulse need not be that large at I A pk . In contrast, variable timing in Fig. 11(c) generates edges of almost equal duration as it provides the resonant energy according to the i A level. Thus, the turn-OFF pulse drops by 20 A. When capacitive turn-OFFs are introduced in Fig. 11(d) , the turn-OFF edge becomes linear and almost 2.5 times longer than the turn-ON edge since the snubber capacitors are quite large at 47 nF.
All the linear v pole edges differ in duration as they depend on the i A level. They are not dictated by the control algorithm as is the intention with the resonant edges. In addition, it is seen that these v pole pulses that appear whenever the I th threshold is exceeded have a resonant and a linear edge. This introduces asymmetry in their duration and shape. The uncontrollability and asymmetry caused by the capacitive turn-OFFs can lead to an unpredictable high-frequency response, with the linearly shaped edges potentially contributing to a higher harmonic content.
The resonant edges are not completely sinusoidal either. Fig. 12 examines the turn-ON transition of S 1 at I A pk and under variable timing, where secondary effects take place before, during, and after resonance. As i S 4 through the outgoing D 4 ramps up along with i LrA during t 1 , a di/dt-induced voltage drop across the negative rail parasitic inductance appears as a 16 V undershoot on v pole . As i LrA keeps ramping up, i S 4 starts flowing through S 4 until it reaches 30.6 A. Then, in a matter of 80 ns (interval t 2 ), i S 4 abruptly drops to near zero since the turn-OFF delay has transpired and the IGBT starts turning OFF [14] . At the same time, the i Cr4 capacitor current jumps to 28.5 A as it takes up the I boost current from S 4 to commence resonance. This swift change in i Cr4 forces v pole to jump to 42 V, with a high dv/dt, at the end of t 2 .
The true I trip value of i LrA is 50.5 A for this turn-ON transition. Ideally at I A pk , it should be near 36 A. The major reason for this discrepancy is the turn-OFF delay of S 4 that forces i LrA to keep ramping up beyond the prescribed I trip . Another reason is that the DSP estimates the t ramp on interval by using the i A value of the previous switching cycle, due to the delay introduced by the AD7667 converters. This way, S 4 is gated OFF with a delay estimated for one i A value while resonance is happening under another i A value. Thus, the I boost value is altered, and the v pole edges stray from their ideal duration and shape. This makes for a more unpredictable frequency response and for a harder estimation of the spectral envelope.
During the resonance of t 3 , the parasitic inductance of the negative rail and the output node is in the path of i Cr4 and influences its oscillation. As such, i Cr4 does not look similar to i Lr but oscillates with a frequency of f a = 1.9 MHz. This causes undulations on the v pole edge and alters its sinusoidal shape. After t 5 , i Cr4 oscillates at f b = 1.4 MHz, signifying that there is no L r contribution anymore. This problem is specific to this prototype and is exacerbated by the presence of the snubber capacitors. Hard switching does not exhibit these oscillations. A better-engineered printed circuit board (PCB) could mitigate this issue.
The 770 ns of t 3 is the symmetrical portion of resonance since i LrA is bounded by I trip = 50.5 A. However, v pole does not reach the dc rail until 250 ns later, at the end of t 4 when i LrA = 30.8 A. This is 20 A below I trip . Therefore, full resonance lasts for t res = t 3 + t 4 = 1020 ns and it is asymmetrical. This is due to the resonant circuit's parasitic resistance [31] . If a small R is considered in series with L r in the LC circuits of Fig. 5(a) and (b), the resonant magnitudes will assume an underdamped waveform of the form e -x sin(x). This R seems to be increased, and the reason can be traced in the inductor winding. The i LrA waveform is expected to be rich in high-frequency harmonics, exacerbating the skin and proximity effects in the winding and increasing its ac resistance. Regardless, i LrA keeps resonating with v pole until the dc rail is reached at the end of t 4 , and ZVS is achieved, with no jump in the dv/dt and no current spike in the incoming switch. Finally, it seems that the parasitic resistance counters the negative effect of the turn-OFF delay. The turn-OFF delay pushes resonance to transpire faster by increasing the value of I trip , but the parasitic resistance slows it down.
130 ns later at the end of t 5 , v pole overshoots slightly to 476 V and starts oscillating at f b = 1.4 MHz along with i S 4 . This overshoot and the subsequent oscillation are not considered part of the v pole edge as originally assumed in Fig. 11(b)-(d) . Rather, these phenomena are translated as increased harmonic content around the frequency of the ringing [3] . The 16 V undershoot during t 1 and the sudden jump during t 2 will similarly have their own contributions to the v pole spectrum. As such, the v pole edge actually lasts for t 2 + t 3 + t 4 = 1100 ns, with resonance shaping it for 1020 ns.
C. Effect of the Main Switch Gate Resistor on Resonance
Since the turn-OFF delay of the outgoing switch has such a strong influence on resonance, the effect of the main switch gate resistor R g main is investigated. Fig. 13 shows the variabletiming turn-ON transition of S 1 at I A pk for two R g main values. Similar results are observed for the turn-OFF transition as well.
In Fig. 13(a) , R g main is 22 Ω. This value is chosen for minimizing any ringing exhibited under hard switching. The turn-OFF delay between the fall of the S 4 gate-emitter voltage v ge4 and the fall of i S 4 is 400 ns. After the 400 ns, the values of 27.8 and 49.5 A are assumed by i S 4 and i LrA , respectively, whereas they should ideally be 18 and 36 A. In Fig. 13(b) , R g main is halved to 11 Ω, and overall the transition progresses in a slower, smoother manner with dampened ringing. This is counter-intuitive. A lower R g main worsens ringing and accelerates the transitions under hard switching.
The ACPI transitions, however, are resonant. By reducing R g main , the turn-OFF delay is now 240 ns, i LrA ramps up to a lower I trip = 37.2 A, and i S 4 peaks at 17 A. The energy put into resonance decreases, forcing the resonant magnitudes to swing to lower amplitudes, with i LrA peaking at 58.2 A instead of 64 A. Also, the switching loop parasitic inductance is not energized as much, and the ringing in v pole is suppressed. This way, its edge is almost sinusoidal during resonance and swings seamlessly from the negative to the positive rail with no undershoots or overshoots in 1580 ns. Finally, a smaller R g main reduces the overall current stress and power loss. With R g main = 11 Ω, I LrA rms decreases from 9.5 to 8.4 A. Overall, a reduced main gate resistor puts less energy into the resonant circuit, resulting in a slower, nearly sinusoidal edge, with smoother corners and dampened ringing. All these are beneficial for an attenuated high-frequency response. Fig. 13 suggests that the variable-timing scheme is not implemented perfectly. In both cases, i LrA is near 18 A when v ge4 starts falling. This is half the intended I trip value, which might not be enough for v pole to completely swing to the opposite rail. This can be attributed to the delays associated with sensing the phase current and the dc-link voltage, translating that information into the appropriate t ramp interval, and then applying the signals to the switches through the gate circuitry that also introduces its own delay. It seems that any outgoing switch turn-OFF delay is beneficial because it allows i LrA to keep ramping up and inject more energy into resonance, despite the oscillations, and the fast, misshapen edges.
Finally, in Fig. 13(b) , it is noted that even if I trip is near the prescribed 36 A, the v pole edge is longer than anticipated. Examining the 1340 ns interval of the edge, it is shaped by the symmetrical part of resonance for approximately 1 μs, which is closer to what the variable-timing design intended to do in the first place, i.e., to generate a resonant interval of t res = 1.2 μs. The rest of the edge is shaped by the asymmetrical part of resonance. With less energy injected into the resonant circuit, the damping due to the parasitic resistance is more pronounced. This further slows down the edge and makes resonance more asymmetrical than in Fig. 13(a) . However, ZVS is still successful despite the increased damping.
D. Efficiency
The comparison of the four switching modes has yielded substantial differences in v pole edge generation and ZVS. Also of interest is the efficiency exhibited by each mode. The input and output power of the inverter has been measured by Norma 4000 power analyzers connected at the dc input and the 3-phase output. The efficiency of each switching mode has been calculated based on these measurements, at intervals of 500 W. In addition to the default value of 22 Ω, the revised value of R g main = 11 Ω is also used, and the impact of the capacitive turn-OFFs is also considered. Fig. 14 shows the efficiency η against the dc input power P in . The first observation is that soft switching is less efficient than hard switching. From 3.5 kW onwards, only variable timing with capacitive turn-OFFs and R g main = 11 Ω is as efficient as hard switching. They both exhibit η = 97.6% at 4.5 kW.
Soft switching can mitigate the switching loss of the main devices due to the decoupling of the switching magnitudes, but it incurs extra loss, mainly because of the auxiliary circuit. A hard-switching inverter does not exhibit this kind of loss. The auxiliary devices have increased conduction loss due to the I LrA rms value that is excessive under some schemes, especially fixed timing. The i Lr pulses occur this way because the main purpose of this work is high-frequency content attenuation that can be predetermined within the confines of implementation and not power loss reduction. Also, the resonant inductor is expected to exhibit increased ac resistance and winding loss. Moreover, the fringing effect around the large airgap of the inductor will cause eddy currents in the winding and contribute to its loss. Thus, an enhanced inductor design for coping with the uniqueness of the i Lr waveform and for reducing the loss should be considered [50] .
The main switches also exhibit increased conduction loss, especially resonant turn-OFFs, due to the I off component imposed on the main switching currents. Since the soft-switching schemes have been designed for high-frequency attenuation, I off is comparable or even larger than the reverse recovery current observed under hard switching as seen in Fig. 10(a) and (d) . This is especially true for the simplified fixed-timing scheme with I trip = I boca , where I boca is too high. For example, when the turn-OFF transition at I A pk happens, I off = 54 A, which is three times the I A pk level.
The fact remains that the switching loss of the main devices is still worse under hard-switching as attested by Fig. 10(a) and (b). It is important to note though that the decoupling during the resonant turn-OFFs, similar to the one shown in Fig. 10(d) , is not entirely realized due to the tail-current bump exhibited by IGBTs when they are switched under ZVS [49] .
Variable timing generates smaller i LrA pulses with decreased I LrA rms values and I off components. This way, it is more efficient than fixed timing. Also, reducing R g main leads to less energy being put into any given resonant transition. This is a very simple way of reducing current stress and power loss. The most optimized scheme is variable timing that employs capacitive turn-OFFs, especially for reduced R g main . Not only are several i LrA pulses dropped, but the decoupling during the capacitive turn-OFFs is enhanced with regards to a resonant turn-OFF as seen in Fig. 10(e) .
An ACPI design for purely reducing switching loss without introducing much loss anywhere else should exhibit higher efficiency than hard switching, especially at higher switching frequencies. A resonant inductor that is tailored to the demanding i Lr waveform [50] can contribute to this. Capacitive turn-OFFs should also be employed with a I th that is reasonably low, so that plenty i Lr pulses are dropped. The remaining pulses should only be as large as necessary for achieving ZVS, without causing too much loss and current stress. Finally, a reasonably small R g main should be employed. The most important observation is that from near 600 kHz onwards, all soft-switching schemes exhibit less harmonic content than hard switching because of the longer and smoother v pole edges. The PWM region below 600 kHz has an envelope slope of nearly -20 dB/dec that is common to all switching modes. However, the -40 dB/dec slope appears earlier under soft switching than hard switching. Moreover, a -60 dB/dec slope appears under soft switching, which further contributes to the high-frequency content attenuation. The existence of both the -40 and -60 dB/dec slopes means that the v pole edges behave more like S-shaped ones, rather than sinusoidal ones that only exhibit the -60 dB/dec slope. This is a consequence of the ACPI's quasi-resonant action, which takes part of the free oscillation of the resonant circuit and applies it to the resonant magnitudes as observed in Fig. 5(c) . Hence, most of the middle stretch of the edges has an almost fixed dv/dt rate that makes them S-shaped. Conversely, as expected, the hard-switched v pole pulse-train behaves similar to a trapezoidal one, with only the -40 dB/dec slope observable up to 40 MHz before the noise floor is reached.
E. Output Voltage Frequency Response
The frequency-domain results of the v pole pulse-train with linear edges due to capacitive turn-OFFs are not shown here because they are almost identical to the ones of their respective variable-timing scheme without the capacitive turn-OFFs. This means that the number of the linear edges is not large enough to convincingly influence the spectrum. Additionally, the linear edges are so long that they do not exacerbate the high-frequency content because of their shape. It is seen that in this work, capacitive turn-OFFs are useful for reducing current stress and power loss in the inverter without altering the high-frequency attenuation capability of the variable-timing scheme, albeit at the cost of increased control complexity.
Of all the schemes presented in Fig. 15 , variable timing with a reduced R g main gate resistor of 11 Ω has the best performance since it generates the longest and smoothest edges in the time domain as seen in Fig. 13(b) . With this simple alteration, gains in both the power efficiency and the high-frequency harmonic attenuation are achieved as attested by Figs. 14 and 15, respectively. This soft-switching scheme also has the most predictable frequency response because the edges are shaped with no over-shoots and undershoots, and because the ringing both during the transition and at steady state is suppressed. This is not the case with the default R g main = 22 Ω. The favorable edge shape when R g main = 11 Ω allows for the approximation of the spectral envelope and its corner frequencies as shown in Fig. 15 . It is assumed that every single edge of this pulse-train is the same as the one shown in Fig. 13(b) , with a rise time of t r = 1580 ns and a first-derivative rise time of t r (dv /dt) = 240 ns. With these parameters, the second corner frequency f c2 should be 237.5 kHz, according to (3) . This is close to the observed f c2 = 200 kHz in Fig. 15 . The third corner frequency f c3 should theoretically be 1.33 MHz, according to (4) , a value that is very close to the observed 1.3 MHz.
Peaks of exacerbated harmonic content are seen between 1 and 3 MHz in the three soft-switching spectra, which interrupt the -60 dB/dec slope. As seen in Figs. 11(b) , (c), 12, and 13, these peaks are due to the ringing observed in the time domain, under the soft-switching schemes. The first peak is concentrated around a frequency near 1.4 MHz, and the second one, seen merging with the first, is centered on 2 MHz. The first peak is attributed to the 1.4 MHz ringing seen on the v pole waveform as soon as it reaches steady state while the second peak is due to the 1.9 MHz ringing of the capacitor current i Cr4 that is responsible for the undulation on the v pole edges. As observed in Fig. 13(b) , the ringing is attenuated when R g main = 11 Ω, and this is reflected in the corresponding spectrum. It is repeated here that these oscillations are inherent to the manufactured PCB used in this work. A better engineered PCB can mitigate these phenomena.
Nevertheless, the variable-timing scheme with R g main = 11 Ω results in a maximum harmonic content attenuation of 37 dB at 4 MHz, with regards to hard switching.
VIII. CONCLUSION
This paper has presented a method for designing ACPI converters mainly for attenuating high-frequency EMI purposes. It has been shown that the generation of symmetrical v pole pulses is made possible with variable-timing control, which allows for a frequency response with more predictable and predetermined spectral envelopes. Capacitive turn-OFFs, though adding to the control complexity, were shown to alleviate current stress and power loss even further, without altering the high-frequency response since the linear v pole edges they produced were long and low in number. Finally, it was shown that reducing the main gate resistor value is a simple and effective way of reducing high-frequency harmonic content, power loss, and current stress under any soft-switching scheme. Thus, a 3-phase, 5-kW ACPI controlled under a variable-timing scheme with a reduced value of R g main = 11 Ω was shown to have the most optimized and predictable frequency response. At 4 MHz, this control scheme achieved a harmonic content attenuation of 37 dB compared to an equivalent hard switching inverter. Thus, the ACPI can be employed for addressing the source of EMI in VSCs, with minimal to no impact on their efficiency.
